

US009048315B2

(12) United States Patent

Masuoka et al.

(54) SEMICONDUCTOR DEVICE

(71) Applicant: Unisantis Electronics Singapore Pte.

Ltd., Peninsula Plaza (SG)

(72) Inventors: Fujio Masuoka, Tokyo (JP); Hiroki

Nakamura, Tokyo (JP)

(73) Assignee: UNISANTIS ELECTRONICS

SINGAPORE PTE. LTD., Peninsula

Plaza (SG)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 14/513,460

(22) Filed: Oct. 14, 2014

(65) Prior Publication Data

US 2015/0048443 A1 Feb. 19, 2015

Related U.S. Application Data

- (63) Continuation of application No. 14/449,570, filed on Aug. 1, 2014, now Pat. No. 8,890,236, which is a continuation of application No. 13/891,584, filed on May 10, 2013, now Pat. No. 8,829,601.
- (60) Provisional application No. 61/648,183, filed on May 17, 2012.
- (51) **Int. Cl.**

H01L 29/76 (2006.01) **H01L 29/78** (2006.01)

(Continued)

(52) U.S. Cl.

CPC *H01L 29/7827* (2013.01); *H01L 29/7802* (2013.01); *H01L 29/66666* (2013.01); *H01L 21/823885* (2013.01); *H01L 27/092* (2013.01);

(Continued)

(45) **Date of Patent:**

(10) Patent No.:

US 9,048,315 B2

*Jun. 2, 2015

(58) Field of Classification Search

(56) References Cited

U.S. PATENT DOCUMENTS

5,382,816 A 1/1995 Mitsui 6,300,198 B1 10/2001 Aeugle et al. (Continued)

FOREIGN PATENT DOCUMENTS

CN 1251207 4/2000 JP 02-071556 3/1990 (Continued)

OTHER PUBLICATIONS

Extended European Search Report for European Application No. 10003947.8, dated Nov. 17, 2010, 9 pages.


(Continued)

Primary Examiner — Quoc Hoang (74) Attorney, Agent, or Firm — Brinks, Gilson & Lione


(57) ABSTRACT


A semiconductor device includes a pillar-shaped silicon layer and a first-conductivity-type diffusion layer in an upper portion of the pillar-shaped silicon layer. A sidewall having a laminated structure including an insulating film and polysilicon resides on an upper sidewall of the pillar-shaped silicon layer. A top of the polysilicon of the sidewall is electrically connected to a top of the first-conductivity-type diffusion layer and has the same conductivity as the diffusion layer.


1 Claim, 43 Drawing Sheets





(51) Int. Cl.		JР	2003-179160	6/2003	
· /	2006 01)	JР	2005-197704	7/2005	
,	(2006.01)	JР	2006-108514	4/2006	
`	(2006.01)	JР	2006-310651	11/2006	
$H01L\ 27/092$ ((2006.01)	JР	2006-351745	12/2006	
$H01L\ 29/06$ ((2006.01)	JP	2007-520883	7/2007	
(52) U.S. Cl.	,	JP	2007-329480	12/2007	
CPC <i>H01L 29/0692</i> (2013.01); <i>H01L 29/783</i>		JP	2008-511997	4/2008	
		JP	2008-177565	7/2008	
	(2013.01)	JP	2009-081163	4/2009	
		JP	2009-182317	8/2009	
(56) References Cited		JP	2010-251586	11/2010	
		JP	2010-251678	11/2010	
U.S. PATENT D	OCUMENTS	JP	2010-258345	11/2010	
		JP	2011-258780	12/2011	
6,461,900 B1 10/2002 S	Sundaresan et al.	JP	2012-004244	1/2012	
6,642,575 B1 11/2003 C	Ono et al.	WO	WO 2005/079182	9/2005	
	Sundaresan et al.	WO	WO 2006/028777	3/2006	
7,115,476 B1 10/2006 I			OTHED I	LIDI ICATIONS	
7,304,343 B2 12/2007 Masuoka et al.		OTHER PUBLICATIONS			
7,348,243 B2 3/2008 K		Minter	atal "A 45mm Lagia	Tanhania ary vyith High is	Motel Cate
7,442,976 B2 10/2008 Juengling		Mistry et al., "A 45nm Logic Technology with High-k+Metal Gate			
7,482,229 B2 1/2009 Juengling		Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry			
7,683,428 B2 3/2010 Chidambarrao et al.			Patterning, and 100% Pb-free Packaging" <i>IEEE</i> , pp. 247-250, 2007.		
8,829,601 B2 9/2014 Masuoka et al.			Office Action from counterpart Chinese Application No.		
8,890,236 B1 * 11/2014 Masuoka et al 257/329			201010167317.6, dated Nov. 24, 2011, 12 pages.		
2003/0075758 A1 4/2003 Sundaresan et al.		Wu et al., "High-Performance 22/20nm FinFET CMOS Devices with			
2005/0142771 A1 6/2005 Kim 2005/0224847 A1 10/2005 Masuoka et al.		Advanced High-K/Metal Gate Scheme", IEEE, pp. 27.1.1-27.1.4,			
2006/0046407 A1 3/2006 Juengling		2010.			
2006/0258109 A1 11/2006 Juengling		Office Action for U.S. Appl. No. 13/289,742, dated Dec. 5, 2012, 13			
2008/0061370 A1 3/2008 Matsuo		pages.			
2009/0042347 A1 2/2009 C		Search	Report and Written Op	nion for Singapore Patent	Application
2009/0078993 A1 3/2009 F	Suiimoto			1 Oct. 5, 2012, 12 pages.	
2009/0096000 A1 4/2009 J	hengling			r PCT/JP2012/062597, dat	ed Aug. 21.
2009/0200604 A1 8/2009 C	Chidambarrao et al.		3 pages.	. 1 0 1/11 20 12/00 200 / , unit	-u.i.ag. 21,
	Masuoka et al.			r PCT/JP2012/062857, dat	ed Aug. 21
	Masuoka et al.		3 pages.	11 C 1731 2012/002037, dat	carrag. 21,
		Notice of Allowance for U.S. Appl. No. 13/891,584 dated Jul. 3,			
FOREIGN PATENT DOCUMENTS JP 02-145761 6/1990				. Appl. No. 13/891,384 u	ateu Jui. 3,
			2014, 5 pages.		
		Office Action for U.S. Appl. No. 14/449,570 dated Sep. 10, 2014, 6			
JP 02-188966	7/1990	pages.	CAM C TIC	A 1 NT 14/440 570 L	1.0 26
JP 03-145761	6/1991			Appl. No. 14/449,570 dat	ea Sep. 26,
JP 06-021389	1/1994		5 pages.		15 2014 5
JP 06-021467	1/1994		Action for \cup .S. Appl. N	To. 14/100,456 dated Dec.	17, 2014, 6
JP 07-245291	9/1995	pages.	0.44		
	10/1995			Appl. No. 14/100,456 dat	ed Feb. 12,
JP 08-227997	9/1996	2015,	5 pages.		
	10/1999				
JP 2001-284598	10/2001	* cited	d by examiner		



































































FIG. 9B





































Jun. 2, 2015

























Jun. 2, 2015













FIG. 16B

















































































































































Jun. 2, 2015
































×


×


FIG. 39A











SEMICONDUCTOR DEVICE

RELATED APPLICATIONS

This application is a continuation patent application of 5 U.S. patent application Ser. No. 14/449,570, filed Aug. 1, 2014, now U.S. Pat. No. 8,890,236, which is a continuation of U.S. patent application Ser. No. 13/891,584, filed May 10, 2013, now U.S. Pat. No. 8,829,601, which claims benefit of U.S. Provisional Pat. Appl. No. 61/648,183, filed May 17, 10 2012 pursuant to 35 U.S.C. §119(e), the entire contents of which are hereby incorporated by reference.

BACKGROUND

1. Technical Field

The present invention relates to a semiconductor device.

2. Description of the Related Art

Semiconductor integrated circuits, particularly integrated circuits using MOS transistors, are increasing in integration. 20 With increases in integration, MOS transistors used in the integrated circuits increasingly become finer up to a nanolevel. Such finer MOS transistors have difficulty in suppressing leak currents and difficulty in decreasing areas occupied by circuits in view of the demand for securing necessary 25 amounts of currents. In order to resolve the problem, there are proposed surrounding gate transistors (referred to as "SGT" hereinafter) having a structure in which a source, gate, and drain are disposed perpendicularly to a substrate, and a gate electrode surrounds a pillar-shaped semiconductor layer (for example, refer to Japanese Unexamined Patent Application Publication Nos. 2-715562, 2-188966, and 3-145761).

A conventional SGT manufacturing method includes forming a silicon pillar having a pillar-shaped nitride film hard mask formed thereon, forming a diffusion layer in a 35 lower portion of the silicon pillar, depositing a gate material, planarizing the gate material, etching back the gate material, and forming an insulating film sidewall on sidewalls of the silicon pillar and the nitride film hard mask. Then, a resist pattern for a gate line is formed, the gate material is etched, 40 the nitride film hard mask is removed, and a diffusion layer is formed in an upper portion of the silicon pillar (for example, refer to Japanese Unexamined Patent Application Publication No. 2009-182317). Then, a nitride film sidewall is formed on the sidewall of the silicon pillar, a diffusion layer is formed in 45 an upper portion of the silicon pillar by ion implantation, a nitride film is formed as a contact stopper, an oxide film is formed as an interlayer film, and then contact etching is performed.

It is known that oxide film etching for forming a contact has 50 a high selection ratio to a nitride film in a flat portion, but the selection ratio in a nitride film shoulder portion is lower than that in the flat portion.

Since the diameter of a silicon pillar of SGT decreases with reduction in size, a flat area is decreased. In addition, a nitride 55 film sidewall corresponds to a nitride film shoulder portion, and thus the selection ratio of etching an oxide film is decreased. Therefore, etching an oxide film to form a contact on a silicon pillar is not stopped by a nitride film to form a contact hole which reaches a gate, resulting in short-circuiting between the silicon pillar and the gate.

There is proposed a structure for preventing the occurrence of short-circuiting between a contact and a gate by forming an epitaxial semiconductor layer on a silicon pillar of SGT (refer to, for example, Japanese Unexamined Patent Application 65 Publication No. 2010-258345). However, epitaxial growth requires insulating film sidewalls to be formed on an upper

2

sidewall of the silicon pillar and on an upper portion of a gate electrode. When polysilicon is used in a gate, silicon is also grown on the gate. Therefore, epitaxial growth to a height equal to or higher than the height of the insulating film sidewall causes short-circuiting between the gate and an upper portion of the silicon pillar.

On the other hand, the nitride film sidewall is formed on the sidewall of the silicon pillar, and the diffusion layer is formed in an upper portion of the silicon pillar by ion implantation. Therefore, ions are implanted from above into an upper portion of the silicon pillar, and thus a deep diffusion layer is required to be formed. When a deep diffusion layer is formed, the diffusion layer is also widened in the lateral direction. That is, higher integration becomes difficult to achieve.

In addition, when the silicon pillar becomes thin, it is difficult to allow impurities to present in the silicon pillar because the silicon density is 5×10^{22} /cm³.

It is described that in a flat-type MOS transistor, a sidewall of a LDD region is composed of polycrystal silicon having the same conductivity type as a low-concentration layer, and surface carriers of the LDD region are induced by a difference in work function, thereby decreasing the impedance of the LDD region as compared an oxide film sidewall LDD-type MOS transistor (refer to, for example, Japanese Unexamined Patent Application Publication No. 11-297984). It is also described that the polycrystal silicon sidewall is electrically insulated from the gate electrode. Also, drawings show that the polycrystal silicon sidewall is insulated from source/drain through an interlayer insulating film.

SUMMARY

Accordingly, an object of the present invention is to provide a SGT structure having a structure for decreasing the resistance of an upper portion of a silicon pillar and a method for manufacturing the SGT.

A semiconductor device according to an embodiment of the present invention includes a pillar-shaped silicon layer; a first-conductivity-type diffusion layer in an upper portion of the pillar-shaped silicon layer; and a sidewall having a laminated structure comprising an insulating film and polysilicon, the sidewall on an upper sidewall of the pillar-shaped silicon layer, wherein a top of the polysilicon of the sidewall is electrically connected to a top of the first-conductivity-type diffusion layer, and the polysilicon of the first sidewall comprises polysilicon of the first conductivity type.

A semiconductor device according to another embodiment of the present invention includes:

- a planar silicon layer formed on a silicon substrate;
- a first pillar-shaped silicon layer formed on the planar silicon layer;
- a gate insulating film formed around the first pillar-shaped silicon layer
- a first gate electrode formed around the gate insulating
- a gate line connected to the first gate electrode;
- a first first-conductivity-type diffusion layer formed in an upper portion of the first pillar-shaped silicon layer;
- a second first-conductivity-type diffusion layer formed in a lower portion of the first pillar-shaped silicon layer and in an upper portion of the planar silicon layer;
- a first sidewall having a laminated structure of an insulating film and polysilicon and being formed on an upper sidewall of the first pillar-shaped silicon layer and on an upper portion of the first gate electrode; and
- a first contact formed on the first first-conductivity-type diffusion layer and the first sidewall,

wherein the first contact is connected to the polysilicon of the first sidewall; and

the conductivity type of the polysilicon of the first sidewall is the first conductivity type.

The semiconductor device preferably includes a first silicide formed on the first first-conductivity-type diffusion layer and on the first sidewall.

The lower surface of the first first-conductivity-type diffusion layer is preferably higher than the upper surface of the first gate electrode.

The first gate electrode preferably has a laminated structure of a metal and polysilicon.

A semiconductor device according to yet another embodiment of the present invention further includes, in the semiconductor device according to the first embodiment:

the planar silicon layer formed on the silicon substrate;

- a second pillar-shaped silicon layer formed on the planar silicon layer;
- the gate insulating film formed around the second pillarshaped silicon layer;
- a second gate electrode formed around the gate insulating film;

the gate line connected to the second gate electrode;

- a first second-conductivity-type diffusion layer formed in an upper portion of the second pillar-shaped silicon 25 layer:
- a second second-conductivity-type diffusion layer formed in a lower portion of the second pillar-shaped silicon layer and in an upper portion of the planar silicon layer;
- a second sidewall having a laminated structure of an insulating film and polysilicon and being formed on an upper sidewall of the second pillar-shaped silicon layer and on an upper portion of the second gate electrode; and
- a second contact formed on the first second-conductivitytype diffusion layer and on the second sidewall,
- wherein the second contact is connected to the polysilicon of the second sidewall; and

the conductivity type of the polysilicon of the second sidewall is the second conductivity type.

The semiconductor device preferably includes a first silicide formed on the first first-conductivity-type diffusion layer and on the first sidewall, and a second silicide formed on the first second-conductivity-type diffusion layer and on the second sidewall.

The lower surface of the first first-conductivity-type diffusion layer is preferably higher than the upper surface of the first gate electrode, and the lower surface of the first second-conductivity-type diffusion layer is preferably higher than the upper surface of the second gate electrode.

The first gate electrode preferably has a laminated structure 50 of a metal and polysilicon, and the second gate electrode preferably has a laminated structure of a metal and polysilicon.

The first sidewall can be formed by depositing the insulating film and the polysilicon on the first pillar-shaped silicon 55 layer and etching the polysilicon to leave it as a sidewall.

According to the present invention, contact etching is stopped by the polysilicon of the first sidewall having a laminated structure including the insulating film and the polysilicon and formed on an upper sidewall of the first pillar-shaped 60 silicon layer and an upper portion of the first gate electrode. Since the insulating film of the first sidewall is thin and held in the polysilicon, the etching rate is decreased to stop contact etching by the first sidewall. Therefore, the height from the upper surface of the first first-conductivity-type diffusion 65 layer to the upper surface of the first gate electrode can be decreased.

4

Also since the conductivity type of the polysilicon of the first sidewall is the first conductivity type, surface carriers are induced by a difference in work function, and thus the resistance in an upper portion of a pillar-shaped silicon layer can be decreased. For example, when the first sidewall is n+ type, and the pillar-shaped silicon layer has a low impurity concentration, a transistor composed of the first sidewall and the pillar-shaped silicon layer is turned on when a voltage applied to the first sidewall through the contact is 0 V.

As described above, when the lower surface of the first first-conductivity-type diffusion layer is higher than the upper surface of the first gate electrode, a channel of the transistor can be electrically connected to the first first-conductivity-type diffusion layer.

When an impurity is introduced so that the lower surface of the first first-conductivity-type diffusion layer is higher than the upper surface of the first gate electrode, a shallow junction is formed, thereby reducing the widening of the diffusion layer in the lateral direction. That is, higher integration can be realized.

The polysilicon of the first sidewall is formed on an upper sidewall of the pillar-shaped silicon layer, and thus the first sidewall has a larger diameter than that of the pillar-shaped silicon layer. Although the pillar-shaped silicon layer becomes thin and thus has difficulty in implanting impurities in the pillar-shaped silicon layer, impurities can be implanted into the polysilicon of the first sidewall. Therefore, a channel of the transistor can be electrically connected to the first first-conductivity-type diffusion layer.

BRIEF DESCRIPTION OF THE DRAWING

FIG. 1A is a plan view of a semiconductor device according to an embodiment of the present invention. FIG. 1B is a cross-sectional view taken along line X-X' in FIG. 1A. FIG. 1C is a cross-sectional view taken along line Y-Y' in FIG. 1A.

FIG. 2A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 2B is a cross-sectional view taken along line X-X' in FIG. 2A. FIG. 2C is a cross-sectional view taken along line Y-Y' in FIG. 2A.

FIG. 3A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 3B is a cross-sectional view taken along line X-X' in FIG. 3A. FIG. 3C is a cross-sectional view taken along line Y-Y' in FIG. 3A.

FIG. 4A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 4B is a cross-sectional view taken along line X-X' in FIG. 4A. FIG. 4C is a cross-sectional view taken along line Y-Y' in FIG. 4A.

FIG. 5A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 5B is a cross-sectional view taken along line X-X' in FIG. 5A. FIG. 5C is a cross-sectional view taken along line Y-Y' in FIG. 5A.

FIG. 6A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 6B is a cross-sectional view taken along line X-X' in FIG. 6A. FIG. 6C is a cross-sectional view taken along line Y-Y' in FIG. 6A.

FIG. 7A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 7B is a cross-sectional view taken along line X-X' in FIG. 7A. FIG. 7C is a cross-sectional view taken along line Y-Y' in FIG. 7A.

5

FIG. 8A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 8B is a cross-sectional view taken along line X-X' in FIG. 8A. FIG. 8C is a cross-sectional view taken along line Y-Y' in FIG. 8A.

FIG. 9A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 9B is a cross-sectional view taken along line X-X' in FIG. 9A. FIG. 9C is a cross-sectional view taken along line Y-Y' in FIG. 9A.

FIG. 10A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 10B is a cross-sectional view taken along line X-X' in FIG. 10A. FIG. 10C is a cross-sectional view taken along line Y-Y' in FIG. 10A.

FIG. 11A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 11B is a cross-sectional view taken along line X-X' in FIG. 11A. FIG. 11C is a cross-sectional view taken along line Y-Y' in FIG. 11A.

FIG. 12A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 12B is a cross-sectional view taken along line X-X' in FIG. 12A. FIG. 12C is a cross-sectional view taken along line Y-Y' in FIG. 12A.

FIG. 13A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 13B is a cross-sectional view taken along line X-X' in FIG. 13A. FIG. 13C is a cross-sectional view taken along line Y-Y' in FIG. 13A.

FIG. 14A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 14B is a cross-sectional view taken along line X-X' in FIG. 14A. FIG. 14C is a cross-sectional view taken along line Y-Y' in FIG. 14A.

FIG. 15A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 15B is a cross-sectional view taken along line X-X' in FIG. 15A. FIG. 15C is a cross-sectional view taken along line Y-Y' in FIG. 15A.

FIG. 16A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 16B is a cross-sectional view taken along line X-X' in FIG. 16A. FIG. 16C is a cross-sectional view taken along line Y-Y' in FIG. 16A.

FIG. 17A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 17B is a cross-sectional view taken along line X-X' in FIG. 17A. FIG. 17C is a cross-sectional view taken along line Y-Y' in FIG. 17A.

FIG. 18A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 18B is a cross-sectional view taken along line X-X' in FIG. 18A. FIG. 18C is a cross-sectional view taken along line Y-Y' in FIG. 18A.

FIG. 19A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 19B is a cross-sectional view taken along line X-X' in FIG. 19A. FIG. 19C is a cross-sectional view taken along line Y-Y' in FIG. 19A.

FIG. 20A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 20B is a cross-sectional view taken along line X-X' in FIG. 20A. FIG. 20C is a cross-sectional view taken along line Y-Y' in FIG. 20A.

FIG. 21A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the

6

present invention. FIG. **21**B is a cross-sectional view taken along line X-X' in FIG. **21**A. FIG. **21**C is a cross-sectional view taken along line Y-Y' in FIG. **21**A.

FIG. 22A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 22B is a cross-sectional view taken along line X-X' in FIG. 22A. FIG. 22C is a cross-sectional view taken along line Y-Y' in FIG. 22A.

FIG. 23A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 23B is a cross-sectional view taken along line X-X' in FIG. 23A. FIG. 23C is a cross-sectional view taken along line Y-Y' in FIG. 23A.

FIG. **24**A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. **24**B is a cross-sectional view taken along line X-X' in FIG. **24**A. FIG. **24**C is a cross-sectional view taken along line Y-Y' in FIG. **24**A.

FIG. 25A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 25B is a cross-sectional view taken along line X-X' in FIG. 25A. FIG. 25C is a cross-sectional view taken along line Y-Y' in FIG. 25A.

FIG. **26**A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. **26**B is a cross-sectional view taken along line X-X' in FIG. **26**A. FIG. **26**C is a cross-sectional view taken along line Y-Y' in FIG. **26**A.

FIG. 27A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 27B is a cross-sectional view taken along line X-X' in FIG. 27A. FIG. 27C is a cross-sectional view taken along line Y-Y' in FIG. 27A.

FIG. **28**A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. **28**B is a cross-sectional view taken along line X-X' in FIG. **28**A. FIG. **28**C is a cross-sectional view taken along line Y-Y' in FIG. **28**A.

FIG. **29**A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. **29**B is a cross-sectional view taken along line X-X' in FIG. **29**A. FIG. **29**C is a cross-sectional view taken along line Y-Y' in FIG. **29**A.

FIG. 30A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 30B is a cross-sectional view taken along line X-X' in FIG. 30A. FIG. 30C is a cross-sectional view taken along line Y-Y' in FIG. 30A.

FIG. 31A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 31B is a cross-sectional view taken along line X-X' in FIG. 31A. FIG. 31C is a cross-sectional view taken along line Y-Y' in FIG. 31A.

FIG. 32A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 32B is a cross-sectional view taken along line X-X' in FIG. 32A. FIG. 32C is a cross-sectional view taken along line Y-Y' in FIG. 32A.

FIG. 33A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 33B is a cross-sectional view taken along line X-X' in FIG. 33A. FIG. 33C is a cross-sectional view taken along line Y-Y' in FIG. 33A.

FIG. 34A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 34B is a cross-sectional view taken

along line X-X' in FIG. 34A. FIG. 34C is a cross-sectional view taken along line Y-Y' in FIG. 34A.

FIG. **35**A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. **35**B is a cross-sectional view taken along line X-X' in FIG. **35**A. FIG. **35**C is a cross-sectional view taken along line Y-Y' in FIG. **35**A.

FIG. 36A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 36B is a cross-sectional view taken along line X-X' in FIG. 36A. FIG. 36C is a cross-sectional view taken along line Y-Y' in FIG. 36A.

FIG. **37**A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. **37**B is a cross-sectional view taken along line X-X' in FIG. **37**A. FIG. **37**C is a cross-sectional view taken along line Y-Y' in FIG. **37**A.

FIG. **38**A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the 20 present invention. FIG. **38**B is a cross-sectional view taken along line X-X' in FIG. **38**A. FIG. **38**C is a cross-sectional view taken along line Y-Y' in FIG. **38**A.

FIG. **39A** is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the ²⁵ present invention. FIG. **39B** is a cross-sectional view taken along line X-X' in FIG. **39A**. FIG. **39C** is a cross-sectional view taken along line Y-Y' in FIG. **39A**.

FIG. 40A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 40B is a cross-sectional view taken along line X-X' in FIG. 40A. FIG. 40C is a cross-sectional view taken along line Y-Y' in FIG. 40A.

FIG. 41A is a plan view of a method for manufacturing a semiconductor device according to an embodiment of the present invention. FIG. 41B is a cross-sectional view taken along line X-X' in FIG. 41A. FIG. 41C is a cross-sectional view taken along line Y-Y' in FIG. 41A.

FIG. **42**A is a plan view of a method for manufacturing a 40 semiconductor device according to an embodiment of the present invention. FIG. **42**B is a cross-sectional view taken along line X-X' in FIG. **42**A. FIG. **42**C is a cross-sectional view taken along line Y-Y' in FIG. **42**A.

FIG. **43**A is a plan view of a method for manufacturing a 45 semiconductor device according to an embodiment of the present invention. FIG. **43**B is a cross-sectional view taken along line X-X' in FIG. **43**A. FIG. **43**C is a cross-sectional view taken along line Y-Y' in FIG. **43**A.

DETAILED DESCRIPTION

A semiconductor device having a SGT structure according to an embodiment of the present invention is described below with reference to FIG. 1.

A semiconductor device having a SGT structure according to an embodiment of the present invention includes:

- a planar silicon layer 107 formed on a silicon substrate 101;
- a first pillar-shaped silicon layer **105** formed on the planar silicon layer **107**;
- a gate insulating film 109 formed around the first pillarshaped silicon layer 105;
- a first gate electrode **117***b* formed around the gate insulating film **109**;
- a gate line **117***c* connected to the first gate electrode **117***b*; 65 a first n-type diffusion layer **119** formed in an upper portion of the first pillar-shaped silicon layer **105**;

8

- a second n-type diffusion layer 120 formed in a lower portion of the first pillar-shaped silicon layer 105 and in an upper portion of the planar silicon layer 107;
- a first sidewall 201 having a laminated structure of an insulating film 127 and polysilicon 115 and being formed on an upper sidewall of the first pillar-shaped silicon layer 105 and an upper portion of the first gate electrode 117b; and
- a first contact 146 formed on the first n-type diffusion layer 119 and the first sidewall 201,

wherein the first contact 146 is connected to the polysilicon 115 of the first sidewall 201; and

the conductivity type of the polysilicon 115 of the first sidewall 201 is n-type.

The semiconductor device further includes first silicides 135 and 134 formed on the first n-type diffusion layer 119 and the first sidewall 201. A silicide satisfactorily stops contact etching because of a high selection ratio for etching an oxide film

Contact etching is stopped by the polysilicon 115 of the first sidewall 201 which has a laminated structure including the insulating film 127 and the polysilicon 115 and which is formed on an upper sidewall of the first pillar-shaped silicon layer 105 and an upper portion of the first gate electrode 117b. Since the insulating film 127 of the first sidewall 201 is thin and held in the polysilicon 115, the etching rate is decreased to stop contact etching by the first sidewall 201. Therefore, the height from the upper surface of the first n-type diffusion layer to the upper surface of the first gate electrode 117b can be reduced.

Also since the conductivity type of the polysilicon of the first sidewall 201 is n-type, surface carriers are induced by a difference in work function, and thus the resistance in an upper portion of a pillar-shaped silicon layer 105 can be decreased. For example, when the first sidewall 201 is n+-type, and the pillar-shaped silicon layer 105 has a low impurity concentration, a transistor composed of the first sidewall 201 and the pillar-shaped silicon layer 105 is turned on when a voltage applied to the first sidewall 201 through the contact 146 is 0 V.

As described above, when the lower surface of the first n-type diffusion layer 119 is higher than the upper surface of the first gate electrode 117b, a channel of the transistor can be electrically connected to the first n-type diffusion layer 119.

When impurities are introduced so that the lower surface of the first n-type diffusion layer 119 is higher than the upper surface of the first gate electrode 117b, a shallow junction is formed, thereby reducing the widening of the diffusion layer in the lateral direction. That is, higher integration can be realized

The polysilicon of the first sidewall 201 is formed on an upper sidewall of the pillar-shaped silicon layer 105, and thus the first sidewall 201 has a larger diameter than that of the pillar-shaped silicon layer 105. Although the pillar-shaped silicon layer 105 becomes thin and thus has difficulty in implanting an impurity in the pillar-shaped silicon layer 105, an impurity can be implanted into the polysilicon 115 of the first sidewall 201. Therefore, a channel of the transistor can be electrically connected to the first n-type diffusion layer.

The first gate electrode 117b has a laminated structure of a metal 110 and polysilicon 111.

Consequently, SGT has the first sidewall **201** having a laminated structure of the insulating film **127** and the polysilicon **115** and formed on an upper sidewall of the first pillar-shaped silicon layer **105** and an upper portion of the first gate electrode **117***b*.

CMOS SGT using the SGT according to the embodiment of the present invention is described below. The CMOS SGT includes:

- a second pillar-shaped silicon layer **104** formed on the planar silicon layer **107**;
- the gate insulating film 109 formed around the second pillar-shaped silicon layer 104;
- a second gate electrode 117a formed around the gate insulating film 109; the gate line 117c connected to the second gate electrode 117a;
- a first p-type diffusion layer 122 formed in an upper portion of the second pillar-shaped silicon layer 104;
- a second p-type diffusion layer 123 formed in a lower portion of the second pillar-shaped silicon layer 104 and an upper portion of the planar silicon layer 107;
- a second sidewall **202** having a laminated structure of an insulating film **126** and polysilicon **114** and being formed on an upper sidewall of the second pillar-shaped silicon layer **104** and on an upper portion of the second gate electrode **117***a*; and
- a second contact **145** formed on the first p-type diffusion layer **122** and on the second sidewall **202**,
- wherein the second contact 145 is connected to the polysilicon 114 of the second sidewall 202; and
- the conductivity type of the polysilicon 114 of the second 25 sidewall 202 is p-type.

The CMOS SGT further includes second silicides 129 and 130 formed on the first p-type diffusion layer 122 and the first sidewall 202.

The lower surface of the first p-type diffusion layer 122 is 30 higher than the upper surface of the second gate electrode 117a.

The second gate electrode 117a has a laminated structure of a metal 110 and polysilicon 111.

The second n-type diffusion layer 120 and the second 35 p-type diffusion layer 123 are connected to each other through a silicide.

The CMOS SGT using the SGT according to the present invention is described above.

A process for manufacturing a semiconductor device having a SGT structure according to an embodiment of the present invention is described below with reference to FIGS. 2 to 43.

First, as shown in FIG. 2, first resists 102 and 103 are formed for forming the first pillar-shaped silicon layer 105 45 and the second pillar-shaped silicon layer 104 on the silicon substrate 101.

Next, as shown in FIG. 3, the silicon substrate 101 is etched to form the first pillar-shaped silicon layer 105 and the second pillar-shaped silicon layer 104.

Then, as shown in FIG. 4, the first resists 102 and 103 are removed.

Then, as shown in FIG. 5, a second resist 106 is formed for forming the planar silicon layer 107.

Then, as shown in FIG. 6, the silicon substrate 101 is etched 55 to form the planar silicon layer 107.

Then, as shown in FIG. 7, the second resist 106 is removed. Next, as shown in FIG. 8, an oxide film 108 is deposited and the surface thereof is planarized.

Then, as shown in FIG. 9, the oxide film 108 is etched to be 60 left around the planar silicon layer 107.

First, as shown in FIG. 10, the gate insulating film 109 is formed around the first pillar-shaped silicon layer 105 and the second pillar-shaped silicon layer 104. In this case, an oxide film, a laminated structure of an oxide film and a nitride film, 65 a nitride film, or a high-dielectric film can be used as a material of the gate insulating film 109.

10

Next, as shown in FIG. 11, the metal film 110 is formed around the gate insulating film 109. A metal material which can be used for a gate electrode, such as titanium, titanium nitride, tantalum, tantalum nitride, or the like, can be used for the metal film 110.

Then, as shown in FIG. 12, polysilicon 111 is deposited and the surface thereof is planarized.

Then, as shown in FIG. 13, the polysilicon 111 is etched. Then, as shown in FIG. 14, the polysilicon 111 is etched to expose upper portions of the first pillar-shaped silicon layer 105 and the second pillar-shaped silicon layer 104.

Then, as shown in FIG. 15, the metal film 110 is etched. In this case, wet etching is preferably used.

Then, as shown in FIG. 16, a thin insulating film 112 and polysilicon 113 are deposited.

Then, as shown in FIG. 17, the polysilicon 113 is etched to leave the polysilicon 114 and 115 as sidewalls on an upper sidewall of the first pillar-shaped silicon layer 105 and an upper sidewall of the second pillar-shaped silicon layer 104.

Then, as shown in FIG. 18, a third resist 116 is formed for forming the first gate electrode 117b, the second gate electrode 117a, and the gate line 117c.

Then, as shown in FIG. 19, the oxide film 112 is etched.

Then, as shown in FIG. 20, the polysilicon 111, the metal film 110, and the gate insulating film 109 are etched to form the first gate electrode 117b, the second gate electrode 117a, and the gate line 117c.

Then, as shown in FIG. 21, the third resist 116 is removed. Then, as shown in FIG. 22, a fourth resist 118 is formed for forming the first n-type diffusion layer 119 and the second n-type diffusion layer 120.

Then, as shown in FIG. 23, arsenic is implanted to form the first n-type diffusion layer 119 and the second n-type diffusion layer 120. At this time, arsenic is also implanted into the polysilicon 115 of the sidewall. Also, arsenic is implanted into the polysilicon 115 from the sidewall thereof, thereby easily achieving n-type at a high concentration.

Then, as shown in FIG. 24, the fourth resist 118 is removed. Then, as shown in FIG. 25, a fifth resist 121 is formed for forming the first p-type diffusion layer 122 and the second p-type diffusion layer 123.

Then, as shown in FIG. 26, boron is implanted to form the first p-type diffusion layer 122 and the second p-type diffusion layer 123. At this time, boron is also implanted into the polysilicon 114 of the sidewall. Also, boron is implanted into the polysilicon 114 from the sidewall thereof, thereby easily achieving p-type at a high-concentration.

Then, as shown in FIG. 27, the fifth resist 121 is removed. Then, as shown in FIG. 28, the nitride film 124 is deposited.

Then, as shown in FIG. 29, heat treatment is performed. In this treatment, a shallow junction can be formed by decreasing heat treatment. When heat treatment is performed to form a deep junction, the second n-type diffusion layer 120 and the second p-type diffusion layer 123 are widened in the lateral direction, thereby causing difficulty in increasing integration.

Then, as shown in FIG. 30, the nitride film 124 is etched, and the oxide film 112 is etched to form the nitride film sidewall 125. At the same time, the first sidewall 201 including the oxide film 127 and the polysilicon 115 is formed on an upper sidewall of the first pillar-shaped silicon layer 105, and the second sidewall 202 including the oxide film 126 and the polysilicon 114 is formed on an upper sidewall of the second pillar-shaped silicon layer 104.

Then, as shown in FIG. 31, silicide 135, silicide 134, silicide 129, and silicide 130 are formed on the first n-type diffusion layer 119, the polysilicon 115, the first p-type diffusion 120 are formed on the first p-type diffusion 130 are formed

fusion layer 122, and the polysilicon 114, respectively. In addition, silicides 128, 131, 132, 133, and 136 are formed.

Then, as shown in FIG. 32, an interlayer insulating film 137 is deposited and planarized.

Then, as shown in FIG. 33, a sixth resist 138 is formed for 5 forming the first contact 146 and the second contact 145.

Then, as shown in FIG. 34, the interlayer insulating film 137 is etched to form contact holes 139 and 140. In this case, contact etching is stopped at the polysilicon by the first sidewall having a laminated structure of the insulating film and the polysilicon and being formed on an upper sidewall of the first pillar-shaped silicon layer and an upper portion of the first gate electrode. Since the insulating film of the first sidewall is thin and held in the polysilicon, the etching rate is decreased to stop contact etching by the first sidewall.

Then, as shown in FIG. 35, the sixth resist 138 is removed. Then, as shown in FIG. 36, a seventh resist 141 is formed for forming the contacts 144 and 147.

Then, as shown in FIG. 37, the interlayer insulating film 137 is etched to form contact holes 142 and 143.

Then, as shown in FIG. 38, the seventh resist 137 is 20 removed.

12

Then, as shown in FIG. 39, a metal is deposited to form the contacts 144 and 147, the first contact 146, and the second contact 145.

Then, as shown in FIG. 40, a metal 148 is deposited.

Then, as shown in FIG. 41, eighth resists 149, 150, 151, and 152 are formed for forming metal lines 153, 154, 155, and 156

Then, as shown in FIG. 42, the metal 148 is etched to form the metal lines 153, 154, 155, and 156.

Then, as shown in FIG. 43, the eighth resists 149, 150, 151, and 152 are removed.

The invention claimed is:

- 1. A semiconductor device comprising:
- a pillar-shaped silicon layer; and
- a sidewall having a laminated structure comprising an insulating film and polysilicon, the sidewall on an upper sidewall of the pillar-shaped silicon layer,
- wherein a top of the polysilicon of the sidewall is electrically connected to a top of the pillar-shaped silicon layer.

* * * * *



US009048315C1

(12) EX PARTE REEXAMINATION CERTIFICATE (10729th)

United States Patent

Masuoka et al.

(10) Number: US 9,048,315 C1

(45) Certificate Issued: *Oct. 2, 2015

(54) **SEMICONDUCTOR DEVICE**

(71) Applicant: Unisantis Electronics Singapore Pte.

Ltd., Peninsula Plaza (SG)

(72) Inventors: Fujio Masuoka, Tokyo (JP); Hiroki

Nakamura, Tokyo (JP)

(73) Assignee: UNISANTIS ELECTRONICS

SINGAPORE PTE. LTD., Peninsula

Plaza (SG)

Reexamination Request:

No. 90/013,567, Aug. 14, 2015

Reexamination Certificate for:

Patent No.: 9,048,315
Issued: Jun. 2, 2015
Appl. No.: 14/513,460
Filed: Oct. 14, 2014

(*) Notice: This patent is subject to a terminal dis-

claimer.

Related U.S. Application Data

- (63) Continuation of application No. 14/449,570, filed on Aug. 1, 2014, now Pat. No. 8,890,236, which is a continuation of application No. 13/891,584, filed on May 10, 2013, now Pat. No. 8,829,601.
- (60) Provisional application No. 61/648,183, filed on May 17, 2012.
- (51) Int. Cl. *H01L 29/76* (2006.01) *H01L 29/78* (2006.01)

H01L 27/092	(2006.01)
H01L 29/06	(2006.01)
H01L 29/66	(2006.01)
H01L 21/8238	(2006.01)

(52) U.S. Cl.

CPC H01L 29/7827 (2013.01); H01L 21/823885 (2013.01); H01L 27/092 (2013.01); H01L 29/0692 (2013.01); H01L 29/66666 (2013.01); H01L 29/7802 (2013.01); H01L 29/783

(2013.01)

(58) Field of Classification Search

None

See application file for complete search history.


(56) References Cited

To view the complete listing of prior art documents cited during the proceeding for Reexamination Control Number 90/013,567, please refer to the USPTO's public Patent Application Information Retrieval (PAIR) system under the Display References tab.

Primary Examiner — James Menefee

(57) ABSTRACT

A semiconductor device includes a pillar-shaped silicon layer and a first-conductivity-type diffusion layer in an upper portion of the pillar-shaped silicon layer. A sidewall having a laminated structure including an insulating film and polysilicon resides on an upper sidewall of the pillar-shaped silicon layer. A top of the polysilicon of the sidewall is electrically connected to a top of the first-conductivity-type diffusion layer and has the same conductivity as the diffusion layer.



1 EX PARTE REEXAMINATION CERTIFICATE

THE PATENT IS HEREBY AMENDED AS INDICATED BELOW.

Matter enclosed in heavy brackets [] appeared in the patent, but has been deleted and is no longer a part of the patent; matter printed in italics indicates additions made to the patent.

AS A RESULT OF REEXAMINATION, IT HAS BEEN DETERMINED THAT:

Claim 1 is determined to be patentable as amended.

- 1. A semiconductor device comprising:
- a pillar-shaped silicon layer; and
- a sidewall having a laminated structure comprising an insulating film and polysilicon, the sidewall on an upper sidewall of the pillar-shaped silicon layer and surrounding an upper sidewall of the pillar-shaped silicon layer, wherein a top of the polysilicon of the sidewall is electrically connected to a top of the pillar-shaped silicon layer.

.